FIRST BEAM TESTS OF THE APS MBA UPGRADE ORBIT FEEDBACK CONTROLLER*


Abstract

The new orbit feedback system required for the APS multi-bend acromat (MBA) ring must meet challenging beam stability requirements. The AC stability requirement is to correct rms beam motion to 10% of the rms beam size at the insertion device source points from 0.01 to 1000 Hz. The vertical plane represents the biggest challenge for AC stability which is required to be 400 nm rms for a 4 micron vertical beam size. In addition long term drift over a period of 7 days is required to be 1 micron or less at insertion device BPMs and 2 microns for arc BPMs. We present test results of the MBA prototype orbit feedback controller (FBC) in the APS storage ring. In this test, four insertion device BPMs were configured to send data to the FBC for processing into four fast corrector setpoints. The configuration of four BPMs and four fast correctors creates a 4-bump and the configuration of fast correctors is similar to what will be implemented in the MBA ring. We report on performance benefits of increasing the sampling rate by a factor of 15 to 22.6 kHz over the existing APS orbit feedback system, limitations due to existing storage ring hardware and extrapolation to the MBA orbit feedback design. FBC architecture, signal flow and processing design will also be discussed.

INTRODUCTION

Figure 1 shows the layout of the “4x4-test” in sectors 27 and 28 of the APS storage-ring (SR). In green are shown the new orbit feedback hardware including the new FBC to process BPM data and generate corrector setpoints. Figures 1 and 2 are horizontal and vertical plane layout respectively of the MBA ring. Four insertion device A:P0 and B:P0 BPMs are connected to commercial Libera Brilliance+ (LB+) BPM electronics from Instrumentation Technologies, Solkan, Slovenia to obtain beam position for processing in the FBC. The FBC receives the turn-by-turn (TBT) or 271 kHz beam position data, decimates it by twelve to 22.6 kHz and processes it to generate corrector setpoints. The corrector setpoints are then applied using an interface (CMPSI-2) between the FBC and the existing fast corrector power supply (PS) controls. The four horizontal and vertical fast correctors used are the A:HV3s and B:HV4s in sectors 27 and 28. In addition the FBC is able to send its BPM and corrector data to a data acquisition system (DAQ) which allows the data to be captured and provides a convenient interface to perform step response measurements (at the 22.6 kHz corrector update rate).

Additional diagnostics shown in the figure include the mechanical motion system (MMS) system [1] and the mechanical orbit feedback system. Table 1 lists the AC and long term beam stability requirements for the MBA ring.

To begin each study, the SR was filled to 102 mA in 324 equally spaced single bunches. Use of this bunch pattern is twofold: first, the LB+ BPMs will have a clean, nearly CW signal at their rf inputs and hence all ADC samples in one turn can be used to compute the average beam position; second, this fill pattern has the longest lifetime (60 h) and there is no need for top-up. During top-up injection transients were expected to corrupt some of the data. Every so often, usually when the beam current dropped below 90-95 mA, we would do a fill-on-fill to 102 mA in the 324 bunch fill pattern.

We used the LB+ with its switching feature off so as to not corrupt the fast data stream (at TBT rates as sent to the FBC) with switching noise. The LB+ was operated in its time-domain processing (TDP) mode so as to reduce the latency as much as possible for data processing and transmission through the device (latency is 2 turns in this mode compared to its digital down-conversion (DDC) processing mode where the latency is 4 turns). Toward the end of the testing program reported here, we also implemented notch filtering to eliminate LB+ switching noise and a low-pass (LP) anti-alias filter in the LB+ to remove switching transients and prevent aliasing of signals above 11.3 kHz. The experiments reported in this note were all performed in the horizontal plane since the vertical plane response matrix was ill-conditioned when using all four singular values (SVs) to construct the inverse response matrix (irm).

FEEDBACK CONTROLLER SIGNAL FLOW, PROCESSING, CONTROL AND HARDWARE

Figure 2 shows the signal flow from BPM data to processed and applied fast corrector setpoints. After forming the BPM error by subtracting the orbit setpoint, the BPM data is multiplied by an irm calculated using standard SR high level software tools. The corrector errors can then be filtered and sent through a PID regulator to produce corrector
delta values which are then added to the corrector DC setpoint and applied to the corrector CMPSI-2 interface. Main goals for the test are to demonstrate all hardware functioning together, increase the sampling rate by a factor of 15 over the existing real time feedback system (RTFB) to 22.6 kHz from 1.5 kHz, and demonstrate closed-loop bandwidth increase at the four P0 bpms in the loop above the 80-100 Hz closed-loop bandwidth of the present RTFB system. Initial testing reported here used no filtering of the bpm TBT data for closed-loop testing (only decimation by a factor of 12 to 22.6 kHz).

Figure 2 also shows pictures of the hardware used in the test. We used a microTCA-based CommAgility AMC-V7-2C6678 as the FBC which uses a Xilinx Virtex 7 FPGA to route data to two TMS320C6678 DSPs each with eight cores. We implemented the feedback algorithm shown in the figure on one core on one of the DSPs. This offered the flexibility of implementing the feedback algorithm in C code and allowed easy reuse of code from our existing RTFB system which is presently running a previous generation TMS320 DSP. Additional flexibility is afforded by the DSP hardware since additional processing of the same bpm and corrector data can be done on the other 15 remaining DSP cores. The FPGA is used to receive TBT LB+ BPM data and send it to the DSP and receive processed corrector setpoints at 22.6 kHz (every 12 turns) from the DSP and send to the CMPSI-2. The CMPSI-2 consists of a Xilinx Zynq FPGA and is used to convert DSP corrector setpoints to the format used by the existing APS fast corrector interface. The DSP can also generate a step input using the bpm or corrector setpoints. In this way, step response measurements can easily be done. We measured step responses using this functionality to assess the latency in the existing fast corrector system and identify where latency reductions should be made in the future full integrated test in sectors 27 and 28 planned in fall of 2016.

A long term plan for the MBA ring is to implement the FBC system using a modular approach in a microTCA crate (the existing RTFB system uses VME). We anticipate using the present double-sector feedback architecture where each FBC has access to two sectors worth of bpms and correctors. The FBCs communicate via fast fiber links to adjacent FBCs. TBT bpm data will allow flexibility to test different feedback algorithms such as the ability to perform local

### Table 1: Beam Stability Requirements for the MBA Ring

<table>
<thead>
<tr>
<th>Plane</th>
<th>AC Motion (0.01-1000 Hz)</th>
<th>AC Motion (0.01-1000 Hz)</th>
<th>Long-term Drift (&gt;100 s)</th>
<th>Long-term Drift (&gt;100 s)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Position (rms)</td>
<td>Angle (rms)</td>
<td>Position (rms)</td>
<td>Angle (rms)</td>
</tr>
<tr>
<td>Horizontal</td>
<td>1.7 μm</td>
<td>0.26 μrad</td>
<td>1.0 μm</td>
<td>0.6 μrad</td>
</tr>
<tr>
<td>Vertical</td>
<td>0.4 μm</td>
<td>0.17 μrad</td>
<td>1.0 μm</td>
<td>0.5 μrad</td>
</tr>
</tbody>
</table>

Figure 1: Four corrector, four BPM “4x4-test” layout in sectors 27 and 28 of the APS storage ring. New signal processing hardware is indicated in green.
fast correction (using only local TBT bpm data is used to compute local fast corrector setpoints) before the full bpm vector is available to each FBC for full correction of the orbit. Other FBC star-type architectures for the system are also being considered where TBT bpm data transfer latency reduction is a primary goal.

CLOSED-LOOP BANDWIDTH AND RMS MOTION MEASUREMENTS

Figure 3: Orbit attenuation and closed-loop bandwidth plot for S27B:P0 (upstream ID P0 bpm). Top plot: Orbit attenuation showing closed-loop bandwidth cutoff frequency of 464 Hz. Middle plot: forward integrated PSD. Bottom plot: reverse integrated PSD starting at 1000 Hz. The closed-loop bandwidth shown in the figure did not change when we tested notch filtering and anti-alias LP filtering in the LB+.

Figure 3 shows the results of the closed-loop bandwidth test as measured at the S27B:P0 bpm (the bpm upstream of the sector 27 ID). The top plot shows the orbit attenuation as a function of frequency as the ratio of the FFT of the data closed-loop vs open-loop (approximately 5 seconds of data at 22.6 kHz sampling rate was taken to generate the plots). One clearly sees that near DC three orders of magnitude of attenuation (60 dB) is achieved. The curve crosses unity at a cutoff frequency of approximately \( f_c = 464 \) Hz indicating the closed-loop bandwidth. This closed-loop bandwidth is a factor of 5 above that achieved by RTFB in the present machine. The middle plot shows the total rms (square-root of the forward-integrated PSD) motion of 1851 nm at the cutoff frequency compared to closed-loop. The bottom plot shows the square-root of the reverse-integrated PSD starting from 1000 Hz showing amplification of the line at 720 Hz and attenuation at 360 Hz. The data shown in fig. 3 were obtained using only proportional and integral control and no filtering. Frequency domain data closed-loop at the other three P0 bpms was similar to that shown in fig. 3.

FAST CORRECTOR STEP RESPONSE MEASUREMENTS

The FBC was used to perform both closed and open-loop step response measurements by changing bpm or corrector setpoints in a single 22.6 kHz clock tick of 44.2 \( \mu s \). Comparing closed-loop step response for the 4x4-test and a similar configuration of 4 bpms and 4 fast correctors configured for use by the operations RTFB system showed an increase in speed by a factor of 2.5 when using integral control only for each system. In addition, open-loop step response measurements of the fast correctors were obtained by using an
Figure 4: Open-loop horizontal fast corrector step response measurements inferred from P0 bpm step response data and the inverse response matrix.

The inverse response matrix on bpm data when each fast corrector was stepped in turn. Figure 4 shows the results for the horizontal correctors. Vertical corrector step responses were similar. Note the plot shows the measured total latency in the system. The plot shows large 250 µs latency where no output from the fast corrector is observed. After this initial latency, the risetime from 10 to 90 % full value is 379 µs.

Due to the large corrector latency, one would not expect to be able to achieve 1000 Hz closed-loop bandwidth since alone, 250 µs implies 90 degrees of the total phase margin at 1000 Hz. Other latencies in the system were tabulated and found to be mostly due to the fast corrector PS including setpoint data transmission, DAC and regulator delay and the 22.6 kHz clock tick. The LB+ was found to have negligible latency of 7 µs in its time-domain processing (TDC) mode (with no filtering) by comparison. We expect the large corrector latency to be much reduced for the MBA ring by careful design of PS controllers, fast corrector power supplies and magnets and vacuum chambers.

CONCLUSION

We have demonstrated first closed-loop test of new orbit feedback hardware at a 22.6 kHz update rate using four bpmns and four correctors configured as a “4x4” bump. We have demonstrated closed-loop orbit attenuation at the bpmns up to 464 Hz and step response improvement of a factor of 2.5 over the existing orbit feedback system. These results will be used to optimize the system for the full integrated test this fall. In the integrated test, latencies in the PS will be minimized by using MBA upgrade PS hardware including a new PS corrector setpoint switch, controllers and fast corrector power supplies. In addition, a fully unified fast and slow corrector feedback algorithm will be used [3, 4]. It is expected that ultimately the limiting factor to achieving the 1000 Hz closed-loop bandwidth will be the fast corrector magnet and vacuum chamber which has been measured to have a 3dB bandwidth of approximately 750 Hz. In addition, notch filtering for LB+ switching transients and anti-alias filtering will be added to the TBT data to eliminate aliased and switching transient signals. Additional closed-loop bandwidth testing will be done to assess the impact of additional latency due to filtering in the LB+ (or when as planned this filtering is moved to the FBC). Additional filtering latency will be offset to a large degree by using MBA upgrade fast corrector power supplies, controllers and setpoint transfer switch which should save at least ≈200µs.

Finally MMS and GRID diagnostics will be brought to bear on assessing how well the prototype FBC can meet the demanding long-term beam stability goals in table 1. The 4x4-test was an important stepping stone that was used to develop and test the first version of the prototype FBC and bpm hardware. In addition, software tools were developed for control room evaluation of FBC performance which will be upgraded and modified going forward into integrated feedback system testing in the fall of 2016.

ACKNOWLEDGMENT

The authors thank V. Sajaev and A. Xiao for helpful discussions and comments on orbit feedback. Many thanks go to the technicians from the various technical groups who assembled and tested hardware for the 4x4-test. We also appreciate help from the APS main control room operators during the course of the 4x4-test machine studies.

REFERENCES